IEEE Xplore RELEASE 2

AbstractPlus

‹ View TOC

Access this document

Full Text: [(82 KB)

Download this citation

Choose [Citation & Abstract]

Download [ASCII Text]

[Download]

» Learn More

BROWSE SEARCH IEEE XPLORE GUIDE SUPP

Using RTL-to-C++ translation for large soc co engineering: a case study

Stoye, W. Greaves, D. Richards, N. Green, J.
Tension Technology EDA;

This paper appears in: **Electronics Systems and**
Publication Date: Feb. 2003
Volume: 1, Issue: 1
On page(s): 20- 25
ISSN: 1479-8336
Posted online: 2003-04-29 13:08:55.0

Abstract
Not Available

Index Terms
Inspec
        Controlled Indexing
        Not Available

        Non-controlled Indexing
        Not Available
Author Keywords
Not Available

References
No references available on IEEE Xplore.

Citing Documents
No citing documents available on IEEExplore.

‹ View TOC | E   Top ▲

Help   Contact l
Secur

Indexed by
Inspec

Google Scholar BETA

translating verilog to c++ | 1995 | - | 2004 |

"to" is a very common word and was not included in your search. [detail

Scholar All articles Recent articles Results 1 - 10 of about **13** for **translating verilog to c**

All Results

A Ghosh

G De Micheli

S Liao

J Kunkel

L Séméria

Hardware synthesis from C/C++
A Ghosh, J Kunkel, S Liao - Proceedings of the conference on Design,
automation and test ..., 1999 - portal.acm.org
... translation time, but eliminates bugs during **translation** which can **...**
sub- typing and
virtual function facilities of C++. ... similar to always blocks in **Verilog**
or a ...
Cited by 40 - Related Articles - Web Search

Hardware synthesis from C/C++ models - group of 18 »
G De Micheli - Design, Automation and Test in Europe Conference and
..., 1999 - ieeexplore.ieee.org
... circuits and systems using C/C++, perform functional sim- ulation,
and then **translate**
the portion ... description language (HDL), such as **Verilog** HDL or ...
Cited by 48 - Related Articles - Web Search

A C++ ASIC Design Methodology Facilitated by a **C++-Verilog**
Translator
D Joyce, A Nowatzyk, R Stets - 10th International HDL Conference,
2001 - research.compaq.com
... We decided to investigate tools for C++ to **Verilog translation**. In ...
The L1
C++ code was then ready for **translation** to **Verilog**. For ...
Cited by 1 - Related Articles - View as HTML - Web Search

A survey of techniques used in the synthesis of hardware from C/C++ as
a part of hardware/software ...
K Ramani, RL Haggard - Southeastern Symposium on System Theory,

20(1. Proceedings ..., 2001 - ieeexplore.ieee.org
... The second method to synthesize the C/C++ into hardwitre is to translate a subset
of C into an HDL (VHDL or **Verilog**) that will eventually be synthesized by ...
Cited by 2 - Related Articles - Web Search - BL Direct

Using L-to-C++ translation for large soc concurrent engineering: a case study - group of 2 »
W Stoye, D Greaves, N Richards, J Green, TT EDA - Electronics Systems and Software, 2003 - ieeexplore.ieee.org
... This work had produced a simple **translation** tool for converting Verio into C with
a number of desirable ... VTOC converts synthesisable **Verilog** into C++ ...
Web Search

Networked object oriented verification with **C++ and Verilog** - group of 4 »
G Dearth, S Meeth, P Whittemore - **Verilog** HDL Conference and VHDL International Users Forum, ..., 1998 - doi.ieeecs.org
... Module (C/C++) ... The stub is responsible for ensuring logical signal propagation
throughout the **Verilog** processes. Address **Translation** Interface (ATI) ...
Related Articles - Web Search

Designers May Find **C++ to Their Liking** - group of 4 »
M ... - INTEGRATED SYSTEM DESIGN, 2001 - eedesign.com
... convert the C or C++ description to **Verilog** or VHDL ... Or they do not convert the
C/C++ model, but ... multiple system tests to verify that the **translation**
is accurate ...
Cached - Web Search - BL Direct

Methodology for hardware/software co-verification in C/C++(short paper) - group of 2 »
L Séméria, A Ghosh - Proceedings of the 2000 conference on Asia South Pacific ..., 2000 - portal.acm.org

... o-simulation of C and **Verilog** HDL or ... In a **C/C++-based**
me ɔgy, designer
pro   ity can ... significantly because one can eliminate **translation**
fro a ...
Ci t 75 - Related Articles - Web Search

The case for C/C++ hardware design - group of 2 »
R Allei., D Gajski - EEDesign, June, 2000 - eedesign.com
... is dominated by the use of **Verilog** and VHDL ... **C++ extends the**
basic computational
facilities in C to ... Technically, **translating** C directly into silicon is not
a ...
Cit d b 1 - Related Articles - Cached - Web Search

System and method for system level and circuit level modeling and
design ulation using C++ - group of 3 »
S   Tjiang, R Gupta - US Patent 6,152,612, 2000 - **Google Patents**
... + Library: Timing Constructs Thread / Co-Routine Library
127 2) ... 720 FIG.
1 1   /* t ranslation to char */ const char stdjjlogic: :to_char_table [Ns1]
= ...
Cit c b 14 - Related Articles - Web Search

Google ▷
Result Page: 1 2   **Next**

| tra slating verilog to c++ | Search |

Gc   ome - About Google - About Google Scholar